Compensation accuracy

ABSTRACT

A system uses image data, representing images to be displayed in successive frames, to drive a display having pixels that include a drive transistor and an organic light emitting device by dividing each frame into at least first and second sub-frames, supplying the image data during one of the sub-frames, supplying compensation data during the other of the sub-frames, compensating image data based on the compensation data, and supplying each pixel with a drive current that is based on the compensated image data during each frame. The compensated image data may be supplied from a driver having a preselected data resolution, and the system determines whether the compensated image data is greater than the data resolution of the driver, and if the compensated image data is greater than the data resolution of the driver, transfers the excess compensated image data to a different sub-frame.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 15/219,377, filed on Jul. 26, 2016, now allowed, which is a continuation of U.S. patent application Ser. No. 14/455,990, filed Aug. 11, 2014, now U.S. Pat. No. 9,437,137, which claims the benefit of U.S. Provisional Patent Application No. 61/864,972, filed Aug. 12, 2013, each of which is hereby incorporated by reference herein in its entirety.

FIELD OF INVENTION

The present invention relates to display technology, and particularly to driving systems for active-matrix displays such as AMOLED displays.

BACKGROUND OF THE INVENTION

A display device having a plurality of pixels (or sub-pixels) arranged in a matrix has been widely used in various applications. Such a display device includes a panel having the pixels and peripheral circuits for controlling the panels. Typically, the pixels are defined by the intersections of scan lines and data lines, and the peripheral circuits include a gate driver for scanning the scan lines and a source driver for supplying image data to the data lines. The source driver may include a gamma correction circuit for controlling the gray scale of each pixel. In order to display a frame, the source driver and the gate driver respectively provide a data signal and a scan signal to the corresponding data line and the corresponding scan line. As a result, each pixel will display a predetermined brightness and color.

In recent years, the matrix display using organic light emitting devices (OLED) has been widely employed in small electronic devices, such as handheld devices, cellular phones, personal digital assistants (PDAs), and cameras because of the generally lower power consumed by such devices. However, the quality of output in an OLED based pixel is affected by the properties of a drive transistor that is typically fabricated from amorphous or poly silicon as well as the OLED itself. In particular, threshold voltage and mobility of the transistor tend to change as the pixel ages. Moreover, the performance of the drive transistor may be effected by temperature. In order to maintain image quality, these parameters must be compensated for by adjusting the programming voltage to pixels. Compensation via changing the programming voltage is more effective when a higher level of programming voltage and therefore higher luminance is produced by the OLED based pixels. However, luminance levels are largely dictated by the level of brightness for the image data to a pixel, and the desired higher levels of luminance for more effective compensation may not be achievable while within the parameters of the image data.

SUMMARY

According to one embodiment, a system is provided for using image data, representing images to be displayed in successive frames, to drive a display having pixels that include a drive transistor and an organic light emitting device. The system divides each frame into at least first and second sub-frames, supplies the image data during one of the sub-frames, supplies compensation data during the other of the sub-frames, compensates image data based on the compensation data, and supplying each pixel with a drive current that is based on the compensated image data during each frame. In one implementation, the compensated image data is supplied from a driver having a preselected data resolution, and the system determines whether the compensated image data is greater than the data resolution of the driver, and if the compensated image data is greater than the data resolution of the driver, transfers the excess compensated image data to a different sub-frame. The sub-frame supplied with image data may be longer than the sub-frame supplied with compensation data.

According to another embodiment, the system divides each frame into at least first and second sub-frames, divides compensation data among the sub-frames, compensates image data based on the compensation data, and supplies each pixel with a drive current that is based on the compensated image data during each frame. In one implementation, the compensation data is divided equally among the sub-frames, and any residue value is supplied to another sub-frame. The sub-frames may have different sizes.

According to a further embodiment, the system divides compensation data among a plurality of frames, compensates image data based on the compensation data in each frame, and supplies each pixel with a drive current that is based on the compensated image data during each frame. In one implementation, the value required for calibration is reduced from the total bits available in all frames.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings.

FIG. 1 is a block diagram of an AMOLED display system.

FIG. 2 is a block diagram of a pixel driver circuit for the AMOLED display in FIG. 1.

FIG. 3 is a block diagram similar to FIG. 1 but showing the source driver in more detail.

FIGS. 4A-4B are timing diagrams illustrating the time period of one complete frame and two sub-frame time periods within the complete frame time period.

FIGS. 5A-5D are a series of diagrammatic illustrations of the luminance produced by one pixel within the time periods of FIG. 4 in two different driving modes and when driven by two different grayscale values.

FIG. 6 is a graph illustrating two different gamma curves, for use in two different driving modes, for different grayscale values.

FIG. 7 is an illustration of exemplary values used to map grayscale data falling within a preselected low range to higher grayscale values.

FIG. 8 is a diagrammatic illustration of the data used to drive any given pixel in the two sub-frame time periods illustrated in FIG. 4, when the raw grayscale image data is in either of two different ranges.

FIG. 9 is a flow chart of a process executed by the source driver to convert raw grayscale image data that falls within a low range, to higher grayscale values.

FIG. 10 is a flow chart of a process executed by the source driver to supply drive data to the pixels in either of two different operating modes.

FIG. 11 is a flow chart of the same process illustrated in FIG. 10 with the addition of smoothing functions.

FIG. 12 is a diagram illustrating the use of multiple lookup tables in the processing circuit in the source driver.

FIG. 13 is a timing diagram of the programming signals sent to each row during a frame interval in the hybrid driving mode of the AMOLED display in FIG. 1.

FIG. 14A is a timing diagram for row and column drive signals showing programming and non-programming times for the hybrid drive mode using a single pulse.

FIG. 14B is a timing diagram is a timing diagram for row and column drive signals showing programming and non-programming times for the hybrid drive mode using a double pulse.

FIG. 15 is a diagram illustrating the use of multiple lookup tables and multiple gamma curves.

FIG. 16A is a luminance level graph of the AMOLED display in FIG. 1 for automatic brightness control without hysteresis.

FIG. 16B is a luminance level graph of the AMOLED display in FIG. 1 for automatic brightness control with hysteresis.

FIGS. 17A-17E are diagrammatic illustrations of a modified driving scheme.

FIG. 18 is a plot of raw input grayscale values vs. converted grayscale values for two different sub-frames, in a further modified driving scheme.

FIG. 19 is a diagrammatic illustration of frame division compensation using separate video and compensation sub-frames.

FIG. 20 is a diagrammatic illustration of frame division compensation using a left-over sub-frame for extra data when the video calibrated data is larger than the data resolution of the driver.

FIG. 21 is a diagrammatic illustration of frame division compensation using compensation data divided between sub-frames.

FIG. 22 is a diagrammatic illustration of frame division compensation with a residue sub-frame.

FIG. 23 is a diagrammatic illustration of frame division compensation using a residue sub-frame.

DETAILED DESCRIPTION

While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

FIG. 1 is an electronic display system 100 having an active matrix area or pixel array 102 in which an array of pixels 104 are arranged in a row and column configuration. For ease of illustration, only three rows and columns are shown. External to the active matrix area of the pixel array 102 is a peripheral area 106 where peripheral circuitry for driving and controlling the pixel array 102 are disposed. The peripheral circuitry includes a gate or address driver circuit 108, a source or data driver circuit 110, a controller 112, and a supply voltage (e.g., Vdd) driver 114. The controller 112 controls the gate, source, and supply voltage drivers 108, 110, 114. The gate driver 108, under control of the controller 112, operates on address or select lines SEL[i], SEL[i+1], and so forth, one for each row of pixels 104 in the pixel array 102. A video source 120 feeds processed video data into the controller 112 for display on the display system 100. The video source 120 represents any video output from devices using the display system 100 such as a computer, cell phone, PDA and the like. The controller 112 converts the processed video data to the appropriate voltage programming information to the pixels 104 on the display system 100.

In pixel sharing configurations described below, the gate or address driver circuit 108 can also optionally operate on global select lines GSEL[j] and optionally /GSEL[j], which operate on multiple rows of pixels 104 in the pixel array 102, such as every three rows of pixels 104. The source driver circuit 110, under control of the controller 112, operates on voltage data lines Vdata[k], Vdata[k+1], and so forth, one for each column of pixels 104 in the pixel array 102. The voltage data lines carry voltage programming information to each pixel 104 indicative of a brightness (gray level) of each light emitting device in the pixel 104. A storage element, such as a capacitor, in each pixel 104 stores the voltage programming information until an emission or driving cycle turns on the light emitting device. The supply voltage driver 114, under control of the controller 112, controls the level of voltage on a supply voltage (EL_Vdd) line, one for each row of pixels 104 in the pixel array 102. Alternatively, the voltage driver 114 may individually control the level of supply voltage for each row of pixels 104 in the pixel array 102 or each column of pixels 104 in the pixel array 102.

As is known, each pixel 104 in the display system 100 needs to be programmed with information indicating the brightness (gray level) of the organic light emitting device (OLED) in the pixel 104 for a particular frame. A frame defines the time period that includes a programming cycle or phase during which each and every pixel in the display system 100 is programmed with a programming voltage indicative of a brightness and a driving or emission cycle or phase during which each light emitting device in each pixel is turned on to emit light at a brightness commensurate with the programming voltage stored in a storage element. A frame is thus one of many still images that compose a complete moving picture displayed on the display system 100. There are at least two schemes for programming and driving the pixels: row-by-row, or frame-by-frame. In row-by-row programming, a row of pixels is programmed and then driven before the next row of pixels is programmed and driven. In frame-by-frame programming, all rows of pixels in the display system 100 are programmed first, and all of the pixels are driven row-by-row. Either scheme can employ a brief vertical blanking time at the beginning or end of each frame during which the pixels are neither programmed nor driven.

The components located outside of the pixel array 102 can be disposed in a peripheral area 106 around the pixel array 102 on the same physical substrate on which the pixel array 102 is disposed. These components include the gate driver 108, the source driver 110 and the supply voltage controller 114. Alternatively, some of the components in the peripheral area can be disposed on the same substrate as the pixel array 102 while other components are disposed on a different substrate, or all of the components in the peripheral are can be disposed on a substrate different from the substrate on which the pixel array 102 is disposed. Together, the gate driver 108, the source driver 110, and the supply voltage control 114 make up a display driver circuit. The display driver circuit in some configurations can include the gate driver 108 and the source driver 110 but not the supply voltage controller 114.

The controller 112 includes internal memory (not shown) for various look up tables and other data for functions such as compensation for effects such as temperature, change in threshold voltage, change in mobility, etc. Unlike a convention AMOLED, the display system 100 allows the use of higher luminance of the pixels 104 during one part of the frame period while emitting no light in the other part of the frame period. The higher luminance during a limited portion of the frame period results in the required brightness from the pixel for a frame, but higher levels of luminance facilitate the compensation for changing parameters of the drive transistor performed by the controller 112. The system 100 also includes a light sensor 130 that is coupled to the controller 112. The light sensor 130 may be a single sensor located in proximity to the array 102 as in this example. Alternatively, the light sensor 130 may be multiple sensors such as one in each corner of the pixel array 102. Also, the light sensor 130 or multiple sensors may be embedded in the same substrate as the array 102, or have its own substrate on the array 102. As will be explained, the light sensor 130 allows adjustment of the overall brightness of the display system 100 according to ambient light conditions.

FIG. 2 is a circuit diagram of a simple individual driver circuit 200 for a pixel such as the pixel 104 in FIG. 1. As explained above, each pixel 104 in the pixel array 102 in FIG. 1 is driven by the driver circuit 200 in FIG. 2. The driver circuit 200 includes a drive transistor 202 coupled to an organic light emitting device (OLED) 204. In this example, the organic light emitting device 204 is fabricated from a luminous organic material which is activated by current flow and whose brightness is a function of the magnitude of the current. A supply voltage input 206 is coupled to the drain of the drive transistor 202. The supply voltage input 206 in conjunction with the drive transistor 202 creates current in the light emitting device 204. The current level may be controlled via a programming voltage input 208 coupled to the gate of the drive transistor 202. The programming voltage input 208 is therefore coupled to the source driver 110 in FIG. 1. In this example, the drive transistor 202 is a thin film transistor fabricated from hydrogenated amorphous silicon. Other circuit components (not shown) such as capacitors and transistors may be added to the simple driver circuit 200 to allow the pixel to operate with various enable, select and control signals such as those input by the gate driver 108 in FIG. 1. Such components are used for faster programming of the pixels, holding the programming of the pixel during different frames, and other functions.

Referring to FIG. 3, there is illustrated the source driver 110 that supplies a data line voltage to a data line DL to program the selected pixels coupled to the data line DL. The controller 112 provides raw grayscale image data, at least one operation timing signal and a mode signal (hybrid or normal driving mode) to the source driver 110. Each of the gate driver 108 and the source driver 110 or a combination may be built from a one-chip semiconductor integrated circuit (IC) chip.

The source driver 110 includes a timing interface (I/F) 342, a data interface (I/F) 324, a gamma correction circuit 340, a processing circuit 330, a memory 320 and a digital-to-analog converter (DAC) 322. The memory 320 is, for example, a graphic random access memory (GRAM) for storing grayscale image data. The DAC 322 includes a decoder for converting grayscale image data read from the GRAM 320 to a voltage corresponding to the luminance at which it is desired to have the pixels emit light. The DAC 322 may be a CMOS digital-to-analog converter.

The source driver 110 receives raw grayscale image data via the data I/F 324, and a selector switch 326 determines whether the data is supplied directly to the GRAM 320, referred to as the normal mode, or to the processing circuit 330, referred to as the hybrid mode. The data supplied to the processing circuit 330 is converted from the typical 8-bit raw data to 9-bit hybrid data, e.g., by use of a hybrid Look-Up-Table (LUT) 332 stored in permanent memory which may be part of the processing circuit 330 or in a separate memory device such as ROM, EPROM, EEPROM, flash memory, etc. The extra bit indicates whether each grayscale number is located in a predetermined low grayscale range LG or a predetermined high grayscale HG.

The GRAM 320 supplies the DAC 322 with the raw 8-bit data in the normal driving mode and with the converted 9-bit data in the hybrid driving mode. The gamma correction circuit 340 supplies the DAC 322 with signals that indicate the desired gamma corrections to be executed by the DAC 322 as it converts the digital signals from the GRAM 320 to analog signals for the data lines DL. DACs that execute gamma corrections are well known in the display industry.

The operation of the source driver 110 is controlled by one or more timing signals supplied to the gamma correction circuit 340 from the controller 112 through the timing I/F 342. For example, the source driver 110 may be controlled to produce the same luminance according to the grayscale image data during an entire frame time T in the normal driving mode, and to produce different luminance levels during sub-frame time periods T1 and T2 in the hybrid driving mode to produce the same net luminance as in the normal driving mode.

In the hybrid driving mode, the processing circuit 330 converts or “maps” the raw grayscale data that is within a predetermined low grayscale range LG to a higher grayscale value so that pixels driven by data originating in either range are appropriately compensated to produce a uniform display during the frame time T. This compensation increases the luminance of pixels driven by data originating from raw grayscale image data in the low range LG, but the drive time of those pixels is reduced so that the average luminance of such pixels over the entire frame time T is at the desired level. Specifically, when the raw grayscale value is in a preselected high grayscale range HG, the pixel is driven to emit light during a major portion of the complete frame time period T, such as the portion ¾T depicted in FIG. 5(c). When the raw grayscale value is in the low range LG, the pixel is driven to emit light during a minor portion of the complete frame time period T, such as the portion ¼T depicted in FIG. 5(d), to reduce the frame time during which the increased voltage is applied.

FIG. 6 illustrates an example in which raw grayscale values in a low range LG of 1-99 are mapped to corresponding values in a higher range of 102-245. In the hybrid driving mode, one frame is divided into two sub-frame time periods T1 and T2. The duration of one full frame is T, the duration of one sub-frame time period is T1=αT, and the duration of the other sub-frame time period is T2=(1−α)T, so T=T1+T2. In the example in FIG. 5, α=¾, and thus T1=(¾)T, and T2=(¼)T. The value of a is not limited to ¾ and may vary. As described below, raw grayscale data located in the low grayscale LG is transformed to high grayscale data for use in period T2. The operation timing of the sub-frame periods may be controlled by timing control signals supplied to the timing I/F 342. It is to be understood that more than two sub-frame time periods could be used by having different numbers of ranges of grayscales with different time periods assigned to each range.

In the example depicted in FIG. 5(a), L1 represents the average luminance produced during a frame period T for raw grayscale data located in the high grayscale range HG, when the normal drive mode is selected. In FIG. 5(b), L3 represents the average luminance produced during a frame period T for raw grayscale data located in the low grayscale range LG, in the normal drive mode. In FIG. 5(c), L2 represents the average luminance for raw grayscale data located in the high grayscale range HG, during the sub-frame period T1 when the hybrid drive mode is selected. In FIG. 5(d), L4 represents the average luminance for raw grayscale data located in the low grayscale range LG, during the sub-frame period T2 when the hybrid drive mode is selected. The average luminances produced over the entire frame period T by the sub-frame luminances depicted in FIGS. 5(c) and 5(d) are the same as those depicted in FIGS. 5 (a) and 5(b), respectively, because L2=4/3L1 and L4=4L3.

If the raw grayscale image data is located in the low grayscale range LG, the source driver 110 supplies the data line DL with a data line voltage corresponding to the black level (“0”) in the sub-frame period T2. If the raw grayscale data is located in the high grayscale range HD, the source driver 110 supplies the data line DL with a data line voltage corresponding to the black level (“0”) in the sub-frame period T1.

FIG. 6 illustrates the gamma corrections executed by the DAC 322 in response to the control signals supplied to the DAC 322 by the gamma correction circuit 340. The source driver 110 uses a first gamma curve 4 for gamma correction in the hybrid driving mode, and a second gamma curve 6 for gamma correction in the normal driving mode. In the hybrid driving mode, values in the low range LG are converted to higher grayscale values, and then both those converted values and the raw grayscale values that fall within the high range HG are gamma-corrected according to the same gamma curve 4. The gamma-corrected values are output from the DAC 322 to the data lines DL and used as the drive signals for the pixels 104, with the gamma-corrected high-range values driving their pixels in the first sub-frame time period T1, and the converted and gamma-corrected low-range values driving their pixels in the second sub-frame time period T2.

In the normal driving mode, all the raw grayscale values are gamma-corrected according to a second gamma curve 6. It can be seen from FIG. 6 that the gamma curve 4 used in the hybrid driving mode yields higher gamma-corrected values than the curve 6 used in the normal driving mode. The higher values produced in the hybrid driving mode compensate for the shorter driving times during the sub-frame periods T1 and T2 used in that mode.

The display system 100 divides the grayscales into a low grayscale range LG and a high grayscale range HG. Specifically, if the raw grayscale value of a pixel is greater than or equal to a reference value D(ref), that data is considered as the high grayscale range HG. If the raw grayscale value is smaller than the reference value D(ref), that data is considered as the low grayscale range LG.

In the example illustrated in FIG. 6, the reference value D(ref) is set to 100. The grayscale transformation is implemented by using the hybrid LUT 132 of FIG. 1, as illustrated in FIGS. 6 and 7. One example of the hybrid LUT 132 is shown in FIG. 7 where the grayscale values 1-99 in the low grayscale range LG are mapped to the grayscale values 102-245 in the high grayscale range HG.

Assuming that raw grayscale data from the controller 112 is 8-bit data, 8-bit grayscale data is provided for each color (e.g., R, G, B etc) and is used to drive the sub-pixels having those colors. The GRAM 320 stores the data in 9-bit words for the 8-bit grayscale data plus the extra bit added to indicate whether the 8-bit value is in the low or high grayscale range.

In the flow chart of FIG. 9, data in the GRAM 320 is depicted as the nine bit word GRAM[8:0], with the bit GRAM[8] indicating whether the grayscale data is located in the high grayscale range HG or the low grayscale range LG. In the hybrid driving mode, all the input data from the data I/F 124 is divided into two kinds of 8-bit grayscale data, as follows:

-   -   1. If the raw input data is in the 8 bits of high grayscale         range, local data D[8] is set to be “1” (D[8]=1), and the 8 bits         of the local data D[7:0] is the raw grayscale data. The local         data D[8:0] is saved as GRAM[8:0] in GRAM 320 where GRAM[8]=1.     -   2. If the raw input data is in the low grayscale LG, local data         D[8] is set to be “0” (D[8]=0), and local data D[7:0] is         obtained from the hybrid LUT 332. The local data D[8:0] is saved         as GRAM[8:0] in GRAM 320

FIG. 9 is a flow chart of one example of an operation for storing 8-bit grayscale data into the GRAM 320 as a 9-bit GRAM data word. The operation is implemented in the processing circuit 330 in the source driver 110. Raw grayscale data is input from the data I/F 124 at step 520, providing 8-bit data at step 522. The processing circuit 330 determines the system mode, i.e., normal driving mode or hybrid driving mode, at step 524. If the system mode is the hybrid driving mode, the system uses the 256*9 bit LUT 132 at step 528 to provide 9-bit data D_R[8:0] at step 530, including the one-bit range indicator. This data is stored in the GRAM 320 at step 532. If the system mode is the normal driving mode, the system uses the raw 8-bit input data D_N[7:0] at step 534, and stores the data in the GRAM 320 at step 532.

FIG. 10 is a flow chart of one example of an operation for reading 9-bit GRAM data words and providing that data to the DAC 322. The system (e.g., the processing circuit 330) determines whether the current system mode is the normal driving mode or the hybrid driving mode at step 540. If the current mode is the hybrid driving mode, the system determines whether it is currently in a programming time at step 542. If the answer at step 542 is negative, step 544 determines whether GRAM [8]=1, which indicates the raw grayscale value was in the low range LG. If the answer at step at step 544 is negative, indicating that the raw grayscale value is in the high range HG, GRAM [7:0] is provided as local data D[7:0] and the values of the appropriate LUT 132 are used at step 546 to provide the data D [7:0] to the DAC 322 at step 548. If the answer at step 544 is affirmative, Black (VSL) (“#00”) is provided to the DAC 322 at step 552, so that black level voltage is output from the DAC 122 (see FIG. 8).

In the programming period, step 550 determines whether GRAM [8]=1. If the answer at step 550 is affirmative indicating the raw grayscale value is in the high range HG, the system advances to steps 546 and 548. If the answer at step 550 is negative indicating the raw grayscale value is in the low range LG, the system advances to step 552 to output a black-level voltage (see FIG. 8).

FIG. 11 is a flow chart of another example of an operation for reading 9-bit GRAM data and providing that data to the DAC 322. To avoid contorting effects during the transaction, the routine of FIG. 11 uses a smoothing function for a different part of a frame. The smoothing function can be, but is not limited to, offset, shift or partial inversion. In FIG. 11, the step 552 of FIG. 10 is replaced with steps 560 and 562. When the system is not in a programming period, if GRAM[8]=1 (high range HG grayscale value), GRAM [7:0] is processed by the smoothing function ƒ and then provided to the DAC 322 at step 560. In the programming period, if GRAM[8]≠1 (low range LG grayscale value), GRAM [7:0] is processed by the smoothing function f and then provided to the DAC 322 at step 562.

Although only one hybrid LUT 332 is illustrated in FIG. 3, more than one hybrid LUT may be used, as illustrated in FIG. 12. In FIG. 12, a plurality of hybrid LUTs 332 (1) . . . 332 (m) receive data from, and have outputs coupled to, a multiplexer 350. Different ranges of grayscale values can be converted in different hybrid LUTs.

FIG. 13 is a timing diagram of the programming signals sent to each row during a frame interval in the hybrid driving mode of the AMOLED display in FIG. 1 and FIG. 3. Each frame is assigned a time interval such as the time intervals 600, 602, and 604, which is sufficient to program each row in the display. In this example, the display has 480 rows. Each of the 480 rows include pixels for corresponding image data that may be in the low grayscale value range or the high grayscale value range. In this example, each of the time intervals 600, 602, and 604 represents 60 frames per second or a frequency of 60 Hz. Of course other higher and lower frequencies and different numbers of rows may be used with the hybrid driving mode.

The timing diagram in FIG. 13 includes control signals necessary to avoid a tearing effect where programming data for the high and low grayscale values may overlap. The control signals include a tearing signal line 610, a data write signal line 612, a memory out low value (R) signal line 614 and a memory out high value (P) signal line 616. The hybrid driving mode is initiated for each frame by enabling the tearing signal line 610. The data write signal line 612 receives the row programming data 620 for each of the rows in the display system 100. The programming data 620 is processed using the LUTs as described above to convert the data to analog values reflecting higher luminance values for shortened intervals for each of the pixels in each row. During this time, a blanking interval 622 and a blanking interval 630 represent no output through the memory write lines 614 and 616 respectively.

Once the tearing signal line 610 is set low, a row programming data block 624 is output from the memory out low value line 614. The row programming data block 624 includes programming data for all pixels in each row in succession beginning with row 1. The row programming data block 624 includes only data for the pixels in the selected row that are to be driven at values in the low grayscale range. As explained above, all pixels that are to be driven at values in the high grayscale range in a selected row are set to zero voltage or adjusted for distortions. Thus, as each row is strobed, the DAC 322 converts the low gray scale range data (for pixels programmed in the low grayscale range) and sends the programming signals to the pixels (LUT modified data for the low grayscale range pixels and a zero voltage or distortion adjustment for the high grayscale range pixels) in that row.

While the row programming data block 624 is output, the memory output high value signal line 616 remains inactive for a delay period 632. After the delay period 632, a row programming data block 634 is output from the memory out high value line 616. The row programming data block 634 includes programming data for all pixels in each row in succession beginning with row 1. The row programming data block 634 includes only data for the pixels that are to be driven at values in the high grayscale range in the selected row. As explained above, all pixels that are to be driven at values in the low grayscale range in the selected row are set to zero voltage. The DAC 322 converts the high gray scale range data (for pixels programmed in the high grayscale range) and sends the programming signals to the pixels (LUT modified data for the high grayscale range pixels and a zero voltage for the low grayscale range pixels) in that row.

In this example, the delay period 632 is set to 1F+x/3 where F is the time it takes to program all 480 rows and x is the time of the blanking intervals 622 and 630. The x variable may be defined by the manufacturer based on the speed of the components such as the processing circuit 330 necessary to eliminate tearing. Therefore, x may be lower for faster processing components. The delay period 632 between programming pixels emitting a level in the low grayscale range and those pixels emitting a level in the high grayscale range avoids the tearing effect.

FIG. 14A is a timing diagram for row and column drive signals showing programming and non-programming times for the hybrid drive mode using a single pulse for the AMOLED display in FIG. 1. The diagram in FIG. 14A includes a tearing signal 640, a set of programming voltage select signals 642, a gate clock signal 644, and row strobe signals 646 a-646 h. The tearing signal 640 is strobed low to initiate the hybrid drive mode for a particular video frame. The programming voltage select signals 642 allow the selection of all of the pixels in a particular row for receiving programming voltages from the DAC 322 in FIG. 3. In this example, there are 960 pixels in each row. The programming voltage select signals 642 initially are selected to send a set of low grayscale range programming voltages 650 to the pixels of the first row.

When the gate clock signal 644 is set high, the strobe signal 646 a for the first row produces a pulse 652 to select the row. The low gray scale pixels in that row are then driven by the programming voltages from the DAC 322 while the high grayscale pixels are driven to zero voltage. After a sub-frame time period, the programming voltage select signals 642 are selected to send a set of high grayscale range programming voltages 654 to the first row. When the gate clock signal 644 is set high, the strobe signal 646 a for the first row produces a second pulse 656 to select the row. The high grayscale pixels in that row are then driven by the programming voltages from the DAC 322 while the low grayscale pixels are driven to zero voltage.

As is shown by FIG. 14A, this process is repeated for each of the rows via the row strobe signals 646 b-646 g. Each row is therefore strobed twice, once for programming the low grayscale pixels and once for programming the high grayscale values. When the first row is strobed the second time 656 for programming the high grayscale values, the first strobes for subsequent rows such as strobes 646 c, 646 d are initiated until the last row strobe (row 481) shown as strobe 646 e. The subsequent rows then are strobed a second time in sequence as shown by the programming voltages 656 on the strobes 646 f, 646 g, 646 h until the last row strobe (row 481) shown as strobe 646 e.

FIG. 14B is a timing diagram for row and column drive signals showing programming and non-programming times for the hybrid drive mode using a double pulse. The double pulse to the drive circuit of the next row leaves the leakage path on for the drive transistor and helps improve compensation for the drive transistors. Similar to FIG. 14A, the diagram in FIG. 14B includes a tearing signal 680, a set of programming voltage select signals 682, a gate clock signal 684, and row strobe signals 686 a-686 h. The tearing signal 680 is strobed low to initiate the hybrid drive mode for a particular video frame. The programming voltage select signals 682 allow the selection of all of the pixels in a particular row for receiving programming voltages from the DAC 322 in FIG. 3. In this example, there are 960 pixels in each row. The programming voltage select signals 682 initially are selected to send a set of low grayscale range programming voltages 690 to the first row. When the gate clock signal 684 is set high, the strobe signal 686 a for the first row produces a pulse 692 to select the row. The low gray scale pixels in that row are then driven by the programming voltages from the DAC 322 while the high grayscale pixels are driven to zero voltage. After a sub-frame time period, the programming voltage select signals 682 are selected to send a set of high grayscale range programming voltages 694 to the first row. When the gate clock signal 684 is set high, the strobe signal 686 a for the first row produces a second pulse 696 to select the row. The high grayscale pixels in that row are then driven by the programming voltages from the DAC 322 while the low grayscale pixels are driven to zero voltage.

As is shown by FIG. 14B, this process is repeated for each of the rows via the row strobe signals 686 b-686 h. Each row is therefore strobed once for programming the low grayscale pixels and once for programming the high grayscale values. Each row is also strobed simultaneously with the previous row, such as the high strobe pulses 692 on the row strobe line 686 a and 686 b, in order to leave the leakage path on for the drive transistor. A dummy line that is strobed for the purpose of leaving the leakage path on for the drive transistor for the last active row (row 481) shown as strobe 646 e in the display.

FIG. 15 illustrates a system implementation for accommodating multiple gamma curves for different applications and automatic brightness control, using the hybrid driving scheme. The automatic brightness control is a feature where the controller 112 adjusts the overall luminance level of the display system 100 according to the level of ambient light detected by the light sensor 130 in FIG. 1. In this example, the display system 100 may have four levels of brightness: bright, normal, dim and dimmest. Of course any number of levels of brightness may be used.

In FIG. 15, a different set of voltages from LUTs 700 (#1-# n) is provided to a plurality of DAC decoders 322 a in the source driver 110. The set of voltages is used to change the display peak brightness using the different sets of voltages 700. Multiple gamma LUTs 702 (#1-# m) are provided so that the DACs 322 a can also change the voltages from the hybrid LUTs 700 to obtain a more solid gamma curve despite changing the peak brightness.

In this example, there are 18 conditions with 18 corresponding gamma curve LUTs stored in a memory of the gamma correction circuit 340 in FIG. 3. There are six gamma conditions (gamma 2.2 bright, gamma 2.2 normal, gamma 2.2 dim, gamma 1.0, gamma 1.8 and gamma 2.5) for each color (red, green and blue). Three gamma conditions, gamma 2.2 bright, gamma 2.2 normal and gamma 2.2 dim, are used according to the brightness level. In this example, the dim and dimmest brightness levels both use the gamma 2.2 dim condition. The other gamma conditions are used for application specific requirements. Each of the six gamma conditions for each color has its own gamma curve LUT 702 in FIG. 13 which is accessed depending on the specific color pixel and the required gamma condition in accordance with the brightness control.

FIGS. 16A and 16B are graphs of two modes of the brightness control that may be implemented by the controller 112. FIG. 16A shows the brightness control without hysteresis. The y-axis of the graph 720 shows the four levels of overall luminance of the display system 100. The luminance levels include a bright level 722, a normal level 724, a dim level 726 and a dimmest level 728. The x-axis of the graph 720 represents the output of the light sensor 130. Thus, as the output of the light sensor 130 in FIG. 1 increases past certain threshold levels, indicating greater levels of ambient light, the luminance of the display system 100 is increased. The x-axis shows a low level 730, a middle level 732 and a high level 734. When the detected output from the light sensor crosses one of the levels 730, 732 or 734, the luminance level is adjusted downward or upward to the next level using the LUTs 700 in FIG. 15. For example, when the ambient light detected exceeds the middle level 732, the luminance of the display is adjusted up to the normal level 724. If ambient light is reduced below the low level 730, the luminance of the display is adjusted down to the dimmest level 728.

FIG. 16B is a graph 750 showing the brightness control of the display system 100 in hysteresis mode. In order to allow smoother transitions to the eye, the brightness levels are sustained for a longer period when transitions are made between luminance levels. Similar to FIG. 16A, the y-axis of the graph 750 shows the four levels of overall luminance of the display system 100. The levels include a bright level 752, a normal level 754, a dim level 756 and a dimmest level 758. The x-axis of the graph 750 represents the output of the light sensor 130. Thus, as the output increases past certain threshold levels, indicating greater levels of ambient light, the luminance of the display system 100 is increased. The x-axis shows a low base level 760, a middle base level 762 and a high level 764. Each level 760, 762 and 764 includes a corresponding increase threshold level 770, 772 and 774 and a corresponding decrease threshold level 780, 782 and 784. Increases in luminance require greater ambient light than the base levels 760, 762 and 764. For example, when the detected ambient light exceeds an increase threshold level such as the threshold level 770, the luminance of the display is adjusted up to the dim level 756. Decreases in luminance require less ambient light than the base levels 760, 762 and 764. For example, if ambient light is reduced below the decrease threshold level 794, the luminance of the display is adjusted down to the normal level 754.

In a modified embodiment illustrated in FIGS. 17A-17E, the raw input grayscale values are converted to two different sub-frame grayscale values for two different sub-frames SF1 and SF2 of each frame F, so that the current levels are controlled to both enhance compensation and add relaxation intervals to extend the lifetime of the display. In the example in FIGS. 17A-17E, the duration of the first sub-frame SF1 is ¼ of the total frame time F, and the duration of the second sub-frame SF2 is the remaining ¾ of the total frame time F.

As depicted in FIG. 17A, as the value of the raw input grayscale values can range from zero to 255. As the input grayscale values increase from zero, those values are converted to increased values sf1_gsv for the first sub-frame SF1, and the grayscale value sf2_gsv for the second sub-frame SF2 is maintained at zero. This conversion may be effected using a look-up-table (LUT) that maps each grayscale input value to an increased sub-frame value sf1_gsv according to a gamma 2.2 curve. As the input grayscale values increase, the second sub-frame value remains at zero (at relaxation) until the first sub-frame value sf1_gsv reaches a preset threshold value sf1_max, e.g., 255, as depicted in FIG. 17B. Thus, up to this point no drive current is supplied to the pixel during the second sub-frame SF2 and so that the pixel remains black (at relaxation) during the second sub-frame SF2. The desired luminance represented by the input grayscale value is still achieved because the first sub-frame value sf1_gsv from the LUT is greater than the input value, which represents the desired luminance for an entire frame F. This improves compensation by providing a higher leakage current.

As depicted in FIG. 17C, after the threshold grayscale value sf1_max is reached, the first sub-frame grayscale value sf1_gsv remains at that maximum value as the input value continues to increase, while the second sub-frame grayscale value sf2_gsv begins to increase from zero. From this stage on, the LUT uses the following equation to govern the relationship between the first and second grayscale values: sf1_gsv=min[255−sf2_gsv+128,sf1_max]  (1) Thus, as the second sub-frame value sf2_gsv increases, the first sub-frame value sf1_gsv remains at sf1_max, until the second sub-frame value sf2_gsv reaches a first threshold value sf2_th, e.g., 128. As depicted in FIG. 17D, when the input grayscale value increases to a value that causes the second sub-frame value sf2_gsv to increase above the threshold value sf2_th, the value of sf2_gsv continues to increase while the first sub-frame value sf1_gsv is decreased by the same amount. This relationship causes the total luminance (sum of luminance from both sub-frames) vs. the raw grayscale input values to follow a gamma curve of 2.2.

As shown in FIG. 17E, the concurrent increasing of sf2_gsv and decreasing of sf1_gsv continues until sf2_gsv reaches a maximum value sf2_max, e.g., 255, which corresponds to a sf1_gsv value of 128 according to Equation (1). At this point the input grayscale value is at its maximum, e.g., 255, where the pixel is at full brightness. The reduced first sub-frame value sf1_gsv provides a moderate relaxation to the pixel when running at full brightness, to extend the pixel lifetime.

A second implementation utilizes an LUT containing grayscale data depicted by the curves in FIG. 18, which has the raw grayscale input values on the x axis and the corresponding sub-frame values on the y axis. The values sf1_gsv for the first sub-frame are depicted by the solid-line curve SF1, and the values sf2_gsv for the second sub-frame are depicted by the broken-line curve SF2. These sub-frame values sf1_gsv and sf2_gsv are generated from a look-up table (LUT) which maps the input grayscale value to sub-frame values sf1_gsv and sf2_gsv that increase the luminance according to a gamma 2.2 curve as the input grayscale value increases.

As the input grayscale value increases from zero to 95, the value of sf1_gsv increases from zero to a threshold value sf1_max (e.g., 255), and the value of sf2_gsv remains at zero. Thus, whenever the input grayscale value is in this range, the pixel will be black during the second sub-frame SF2, which provides a relaxation interval that helps reduce the rate of degradation and thereby extend the life of that pixel.

When the input grayscale value reaches 96, the LUT begins to increase the value of sf2_gsv and maintains the value of sf1_gsv at 255. When the input grayscale value reaches 145, the LUT progressively decreases the value of sf1_gsv from 255 while continuing to progressively increase the value of sf2_gsv.

For external compensation of pixel aging and non-uniformity of OLED displays, the video data is manipulated to compensate for the aging and non-uniformity. Therefore, the calibrated data needs higher resolution and larger dynamic range than those of the video data. While one can use compression to have larger data driver output than that of the video data, this method either requires higher bit resolution driver or loses resolution from the video.

The following embodiments resolve the aforementioned issues by increasing the driver resolution using spatial or frame or time division compensation.

Frame Division Compensation

FIG. 19 illustrates a first embodiment, in which:

-   -   1) The frame is divided into two or more sub-frames 191 and 192         (or two or more consecutive frames are used as one set of         sub-frames).     -   2) The compensation data is applied to at least one of the         sub-frames.     -   3) The video sub-frames and compensation sub-frames are         different.     -   4) Thus, both video and compensation data can be as large as         data resolution of the driver.     -   5) The sub-frames can have different size. For example, the         video sub-frame can be longer than the compensation sub-frame.         This results in less brightness reduction because of using part         of the frame for compensation. It also results in smaller steps         for compensation due to the smaller sub-frame, which can improve         the external compensation accuracy.

FIG. 20 illustrates a second embodiment, in which:

-   -   1) The frame is divided into two or more sub frames 201 and 202.     -   2) The compensation data is applied to at least one of the         sub-frames 201.     -   3) If the video calibrated data is larger than the data         resolution of the driver, the extra data can be transferred to         the other sub-frame 202 (left-over sub-frame).     -   4) There can be multiple left-over sub-frames.     -   5) The sub-frames can have different sizes.

FIG. 21 illustrates a third embodiment, in which:

-   -   1) The frame is divided into two or more sub-frames 211 and 212.     -   2) The compensation data is divided between sub-frames (this         division can be with different weights, but the best visual         effect is achieved when the video is divided by sub-frames         equally and the residue value is applied to one or more than one         sub-frame).     -   3) The sub-frames can have different sizes.

Time Division Compensation

FIG. 22 illustrates a first embodiment, in which the calibrated video data 221, which is the video data manipulated with the compensation data, is in two or more frames. For example, if two frames are used for this purpose, the calibrated data is divided by two and each frame contains half of the calibrated data. The residue of the division can be shown in either of the frames. For example, if the calibrated data is 311, one frame contains 155 and the other frame contains 156.

Step 222 determines whether there is a residue. If the answer is affirmative, step 223 programs a pixel with one segment of the calibrated data plus the residue, which becomes the next frame or sub-frame at step 225. If the answer at step 22 is negative, step 224 programs a pixel with one segment of the calibrated, which becomes the next frame or sub-frame at step 225.

FIG. 23 illustrates another embodiment, in which the value required for calibration is reduced from the total bits available in all frames used for the programming. For example, if ‘n’ frame is used for generating the calibrated video data and the driver is capable of ‘r’ bit output, the total bits available will be ‘n*r’. In case ‘k’ bits are needed for compensation, the total bits required for video are ‘n*(r−k)’. In this case, the video is mapped to ‘n*(r−k)’ gray scale. While any combination of video and compensation data can be used to generate the calibrated value during the compensation frame, it is preferred to have the smaller difference between the values used in each frame, so that the visual artifact will be minimal. For example, if the calibrated video data is 321, and two frames are used to generate the calibrated video data, frame 1 will contain 160 and the second frame will contain 161.

In FIG. 23, the video data is re-mapped to a new bit range in step 231, and then the video data is compensated in step 232. Then step 233 allocates values to the generating frames, and step 234 shows the allocated values for a generated frame. Step 235 determines whether the end of a generating frame has been reached, and if the answer is negative, steps 231-235 are repeated. If the answer at step 235 is affirmative, the generating frame is reset at step 236, and the system returns to step 231.

Reducing Compensation Bit Allocation

Delta Value: In this case, the distribution of a parameter is extracted, and a value is chosen as base value. The base value can be the mean, average or median. The difference between the base value and each pixel parameters is stored as a delta value for that pixel. During compensation, the pixel value is calculated as base value+delta value. The distribution and base value can be calculated separately for different pixel groups. The pixel groups can be rows, or columns, or similar colors, or localized pixels, and any other type of possible grouping.

Differential values: In this case, a string of pixels is formed. The compensation parameter of a pixel in the string (link list or queue) is subtracted from the parameter of its previous pixel (or from the next pixel) parameter. The delta is stored as the differential compensation value for that pixel. The first pixel parameter (or last pixel parameter if the pixel's parameters are subtracted from the next ones) is stored as base value. The recursive addition of the values can create each pixel's parameters during compensation. For example, parameter of the pixel ‘i’ in the string in case of subtracting from the previous pixel parameter will be “base+delta(1)+delta(2)+ . . . +delta(i).” The string can be formed based on similarities in physical or characteristics. For example, each row (or column) can be a string. Or pixels with close characteristics can be one string. A pixel can be in different strings for different parameters.

While particular embodiments and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and compositions disclosed herein and that various modifications, changes, and variations can be apparent from the foregoing descriptions without departing from the spirit and scope of the invention as defined in the appended claims. 

What is claimed is:
 1. A method of driving a display, the display for displaying image data in successive frames and having pixels that include a drive transistor and an organic light emitting device and a driver for driving the pixels, said method comprising: displaying with a pixel, within a time duration, compensation data and image data together exceeding a data resolution of the driver by subdividing the time duration into a plurality of time-frames, and dividing the compensation data and the image data among said time-frames to drive the pixel during each time-frame with a total amount of data which does not exceed the data resolution of the driver.
 2. The method of claim 1 further comprising: prior to dividing the compensation data and the image data, determining whether the compensation data and the image data to be displayed within the time duration together exceeds the data resolution of the driver.
 3. The method of claim 1, wherein the compensation data is for compensation for at least one of performance and a property of the pixel.
 4. The method of claim 1 wherein said compensation data is divided substantially equally among said time-frames, and any residue value is supplied to one of the time-frames.
 5. The method of claim 1 wherein said time-frames have different time-frame durations.
 6. The method of claim 5 wherein dividing the compensation data and the image data comprises determining that a first time-frame is to be driven with the image data and that at least one other time-frame is to be driven with the compensation data, wherein the first time-frame is longer in duration than each of the at least one other time-frame.
 7. The method of claim 1, wherein dividing the compensation data and the image data comprises: dividing the compensation data among the plurality of time-frames, and supplying the pixel with a drive current that is based on data comprising a division of said compensation data during each time-frame into which said compensation data is divided.
 8. The method of claim 7, further comprising remapping the image data to a new bit range defined by the total number of bits available in all time-frames of the time duration and the number of bits of said compensation data.
 9. An apparatus for driving a display, the display for displaying image data in successive frames and having an array of pixels that each include a drive transistor and an organic light emitting device, said apparatus comprising: a source driver for driving the pixels adapted to display with a pixel, within a time duration, compensation data and image data together exceeding a data resolution of the source driver by subdividing the time duration into a plurality of time-frames, and dividing the compensation data and the image data among said time-frames to drive the pixel during each time-frame with a total amount of data which does not exceed the data resolution of the source driver.
 10. The apparatus of claim 9 wherein said source driver is further adapted to, prior to dividing the compensation data and the image data, determining whether the compensation data and the image data to be displayed within the time duration together exceeds the data resolution of the source driver.
 11. The apparatus of claim 9, wherein the compensation data is for compensation for at least one of performance and a property of the pixel.
 12. The apparatus of claim 9 wherein said source driver is adapted to divide said compensation data substantially equally among said time-frames, and any residue value is supplied to one of the time-frames.
 13. The apparatus of claim 9 wherein said time-frames have different time-frame durations.
 14. The apparatus of claim 13 wherein the source driver is adapted to, when dividing the compensation data and the image data, determine that a first time-frame is to be driven with the image data and that at least one other time-frame is to be driven with the compensation data, wherein the first time-frame is longer in duration than each of the at least one other time-frame.
 15. The apparatus of claim 13 wherein the source driver is adapted to, when dividing the compensation data and the image data, divide the compensation data among said plurality of time-frames, and supply the pixel with a drive current that is based on data comprising a division of said compensation data during each time-frame into which said compensation data is divided.
 16. The apparatus of claim 15, wherein the source driver is further adapted to remap the image data to a new bit range defined by the total number of bits available in all time-frames of the time duration and the number of bits of said compensation data. 